The new digital LLRF system for the CEBAF 12GeV accelerator will perform a variety of tasks, beyond field control [1] . In this paper we present the superconducting cavity resonance control system designed to minimize RF power during gradient ramp and to minimize RF power during steady state operation. Based on the calculated detuning angle, which represents the difference between reference and cavity resonance frequency, the cavity length will be adjusted with a mechanical tuner. The tuner has two mechanical driving devices, a stepper motor and a piezo-tuner, to yield a combination of coarse and fine control. Although LLRF piezo processing speed can achieve 10 kHz bandwidth, only 10 Hz speed is needed for 12 GeV upgrade. There will be a number of additional functions within the LLRF system; heater controls to maintain cryomodule's heat load balance, ceramic window temperature monitoring, waveguide vacuum interlocks, ARC detector interlock and quench detection. The additional functions will be divided between the digital board, incorporating an Altera FPGA and an embedded EPICS IOC. This paper will also address hardware evolution and test results performed with different SC cavities.
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CEBAF UPGRADE CAVITY PARAMETERS

RESONANCE CONTROL & INTERLOCKS SYSTEM
SC Cavity Resonance Control System
The resonance tuning function is accomplished by mechanical tension of the cavity using two mechanical driving devices, a stepper motor and piezo-tuner a combination of slow and fast control [2] . The steppermotor driven coarse tuner has a range of +/-200 kHz and resolution of 10 Hz. The piezoelectric part allows the cavity to be continuously tuned to within 1 Hz of resonance and has a range of approximately 2 kHz. The detuning signal is measured and processed by a digital Low Level RF (LLRF) system and is fed to the resonance control algorithm. The algorithm will drive a high voltage amplifier via a 12 bit DAC. Since the detuning loop bandwidth is limited to f=0.5 Hz, maximum drive signal V dr =150V and the capacity of piezo-element is approximately C=21 μF, the amplifier current should not exceed 10
The CEBAF upgrade cryomodules are designed modulo eight superconducting cavities. Each cavity has an individual tuning system (both mechanical stepper and PZT). The PZT system will be packaged with eight amplifiers in one 19" chassis. Likewise the stepper motor controls will be done in a similar fashion.
ARC Detector Interlock with test source.
A photomultiplier tube (PMT) is used for the waveguide arc detector. The signal from the PMT is sent from the cryomodule, out of the tunnel and conditioned on a custom printed circuit (pc) board. The signal is routed through two paths. The first path is a hardware derived digital I/O signal which is sent to the LLRF chassis to quickly turn off the RF. The second path goes to a fast ADC, where the signal history can be stored. In addition an LED is used to test the PMT periodically.
Waveguide & Beamline Vacuum Interlocks
Vacuum signals from the crymodule are monitored using ion pumps. Ion pump signals are made available to the interlock pc board. Again a digital I/O signal is fed to the LLRF chassis for quick turn off.
Quench Detection System
The quench detector uses a dV/dt (rate of change algorithm) on the cavity gradient. This is processed internally in the LLRF firmware.
Ceramic Window Temperature
A window temperature sensor monitors the IR radiation around the cavity window. The sensor uses a thermopile from where signal is sent to cavity card and LLRF module.
Heater Controls
This system provides the control of the resistive heaters installed in the cryomodules to keep the total heat load and return flow balanced. Fig.1 Fig.2 ), each will control signals from four cavities and one PC104 computer board for slow data communication. For fast signals like arc or vacuum are digital lines connected directly to the LLRF module. Step Figure 3 shows PZT amplifier current requirements vs. microphonics detuning and frequency. In our case the worse case scenario is 60 Hz detuning at 8 Hz, caused by stepper motor operation. We have checked that a previously calculated drive current of 10 mA will be sufficient to operate piezo actuator and eliminate the stepper induced microphonics.
SYSTEM ARCHITECTURE
Cavity Interlock Card/Chassis
The FPGA based card will handle four cavities. It is intended to use an Altera Cyclone II FPGA . The signal and interlock requirements allow for the use of serial ADCs and DAC. There will be a number of digital input and outputs as well as IR ports for the Fast Shut Down (FSD) interlock. The cryomodule is equipped with eight resistive elements (heaters), however only one heater power supply is needed. A heat load diagnostic will be based on the cavity gradients and a heater voltage/current measurement. Communication to EPICS yet again uses a PC104 as an IOC. 
